Clocks, Oscillators, and PLLs

An introduction to synchronization and timing in telecommunications

Kishan Shenoi

CTO, Qulsar, LLC

WSTS – 2013, San Jose, April 16-18, 2013
Outline of Presentation

- Fundamental need for timing
- Clocks and Oscillators
- Synchronization and Syntonization
- Time Error, accuracy, stability, and metrics
  - MTIE, TDEV and their implications
- The telecom synchronization network
  - The BITS concept
- Telecom stratum levels
- Back-up slides (many)

Special thanks to Dominik Schneuwly of OSA and Chip Webb of Ixia for providing slides from their (past) WSTS/ITSF presentations.
Timing Alignment in “analog” Transmission

- **Source/Destination**: Voice/video/fax terminal
- **Impact of frequency difference ($\Delta f$):**
  - Eventually buffers will overflow/underflow (e.g. slips) (“obvious”)
  - Pitch Modification Effect (PME) (analogous to **Doppler**) makes recovered symbol clock $\neq$ transmit symbol clock (not so “obvious”)
  - Recovered waveform $\neq$ original waveform (more than just additive noise)

- The digital transmission network **emulates** an analog circuit (the original circuit emulation)

- Primarily affects voice-band data (Fax, modem) and real-time video

**Diagram:**

- Analog-to-digital conversion
  - **ADC**
  - $f_{ADC}$
  - A/D conversion clock
- Digital transmission network
  - $\Delta f = \text{frequency difference}$
  - $\Delta f \neq 0$ implies conversion mismatch
- Digital-to-analog conversion
  - **DAC**
  - $f_{DAC}$
  - D/A conversion clock

**Notes:**

- Impact of frequency difference ($\Delta f$):
  - Eventually buffers will overflow/underflow (e.g. slips) (“obvious”)
  - Pitch Modification Effect (PME) (analogous to **Doppler**) makes recovered symbol clock $\neq$ transmit symbol clock (not so “obvious”)
  - Recovered waveform $\neq$ original waveform (more than just additive noise)

**Source/Destination**: Voice/video/fax terminal

**The digital transmission network** **emulates** an analog circuit (the original circuit emulation)

**Impact of frequency difference ($\Delta f$):**

- Eventually buffers will overflow/underflow (e.g. slips) (“obvious”)
- Pitch Modification Effect (PME) (analogous to **Doppler**) makes recovered symbol clock $\neq$ transmit symbol clock (not so “obvious”)
- Recovered waveform $\neq$ original waveform (more than just additive noise)
Distinction is more in terms of emphasis

- Both entities relate to time/frequency
- Both entities have the notion of periodicity (time-base)
- Both entities provide “edges”, but –
  - Clocks usually associated with edges (square waves) (digital)
  - Oscillators usually associated with waveforms (sine waves) (analog)

Clock:
- Emphasis is on time (time interval) accuracy
- There is the notion of calibration (traceability to UTC)
- A clock is a “disciplined” oscillator

Oscillator:
- Emphasis is on frequency stability
- Waveform integrity is important (“phase noise”)
- Oscillators are components of clocks
Frequency Synchronization (Syntonization)

Reference Clock

Slave Clock

\[ f_S = f_R \]

Clock signal of reference clock

\[ T_R = \frac{1}{f_R} \]

Clock signal of slave clock

\[ T_S = \frac{1}{f_S} \]
Time Synchronization

Reference Clock

Time signal of reference clock

06/11/12 09:07:55
06/11/12 09:07:56
06/11/12 09:07:57

Slave Clock

Time signal of slave clock

06/11/12 09:07:55
06/11/12 09:07:56
06/11/12 09:07:57
Basic premises:
- Both the reference and clock being analyzed have same nominal period
- This nominal period may require that one (or both) are divided down
- The nominal value for $x(n)$ is zero (or a constant)

The discrete-time signal $\{x(n)\}$ is the “Time Error” (TE) and is the basis for quantifying the performance of the clock (relative to reference)$\{x(n)\}$ can be viewed as the samples of a (analog) signal, $x(t)$, taken every $\tau_0$ seconds (sampling rate $= f_0 = 1/\tau_0$)
Hypothetical event:

• Starts at cycle “n” and ends at cycle “(n+k)”
• Nominal duration is $\tau = k \cdot \tau_0$ (k cycles)
• The reference measures this interval as $\tau = k \cdot \tau_0$
• The clock under test measures this interval as $\tau_\alpha = k \cdot \tau_0 + [x(n+k) - x(n)]$

The discrete-time signal $\{w(n,k) = [x(n+k) - x(n)]\}$ is the “Time Interval Error” (TIE) and is the basis for quantifying the “frequency” performance of the clock (relative to reference); first difference removes any constant time (phase) error.
Clock/System Error Model

\[ x(t) = x_0 + y_0 t + D \frac{t^2}{2} + \varepsilon(t) \]

Deterministic part:

\( x_0 = \) initial time offset ; \( y_0 = \) initial frequency offset ; \( D = \) linear frequency drift

Stochastic, or random part:

\( \varepsilon(t) = \) random process modeled as either white, flicker, or random walk in either phase or frequency (or a combination)

Five noise types:

- White Phase Modulation
- Flicker Phase Modulation
- Random Walk Phase Modulation = White Frequency Modulation
- Flicker Frequency Modulation
- Random Walk Frequency Modulation

Jitter and Wander: High and low frequency components of clock error

Arbitrary choice of split: 10Hz
Accuracy and Stability

- **Accuracy**: Maximum (freq., phase or time) error over the entire life of the clock

- **Stability**: (Freq., phase or time) change over a given observation time interval
  - Stability is expressed with some statistical dispersion metric as a function of observation interval (e.g. TDEV, MTIE, etc.)

- Metrics quantify how different time error (frequency error) is from ZERO.

![Diagram showing stability and accuracy](image)
Statistics Associated with TIE: MTIE and TDEV

MTIE

A measure of peak-to-peak excursion expected within a given interval, \( \tau \) (\( \tau \) is a parameter). The observation interval is scanned with a moving window of duration \( \tau \) and \( \text{MTIE}(\tau) \) is the maximum excursion.

Given a set of \( N \) observations \( \{x(k); k=0,1,2,\ldots,(N-1)\} \) with underlying sampling interval \( \tau_0 \), let \( \tau = n\tau_0 \) (“window” = \( n \) samples; \( n = 1,2,\ldots,N \)).

Peak-to-peak excursion over \( n \) samples starting with sample index \( i \) is:

\[
\text{peak-to-peak}(i) = \{ \max_{k=i}^{k=i+n-1} x(k) - \min_{k=i}^{k=i+n-1} x(k) \}
\]

\( \text{MTIE}(n) \), or \( \text{MTIE}(\tau) \), is the largest value of this peak-to-peak excursion:

\[
\text{MTIE}(n) = \max_{i=0}^{N-n} \{ \max_{k=i}^{k=i+n-1} x(k) - \min_{k=i}^{k=i+n-1} x(k) \}
\]
Statistics Associated with TIE: MTIE and TDEV

MTIE

MTIE is a useful indicator of the size of buffers and for predicting buffer overflows and underflows.

Write into buffer with clock A → Buffer → Read out of buffer with clock B

Buffer size > MTIE(τ) implies that overflow/underflow unlikely in any interval < τ
Buffer size = MTIE(τ) implies that overflow/underflow occurs approx. every τ seconds

Observations:
- monotonically increasing with τ
- linear increase indicates freq. offset
- for very small τ, MTIE(τ) related to jitter
- for medium τ, MTIE(τ) related to wander
- for large τ, indicates whether “locked”
Statistics Associated with TIE: MTIE and TDEV

TDEV

A measure of stability expected over a given observation interval, \( \tau \) (\( \tau \) is a parameter).

Given a set of \( N \) observations \( \{x(k); k=0,1,2,\ldots,(N-1)\} \) with underlying sampling interval \( \tau_0 \), let \( \tau = n\tau_0 \) (“window” = \( n \) samples; \( n = 1,2,\ldots,N \)).

\[
\sigma_x(\tau) = TDEV(\tau) = \sqrt{\frac{1}{6n^2(N-3n+1)} \sum_{j=0}^{N-3n} \sum_{i=j}^{n+j-1} (x_{i+2n} - 2x_{i+n} + x_i)}^2
\]

for \( n=1,2,\ldots,\left\lfloor \frac{N}{3} \right\rfloor \)

TVAR = square of TDEV

Modified Allan Variance (related to TDEV):

\[
\sigma_y(\tau) = \frac{\sqrt{3}}{\tau} \sigma_x(\tau)
\]

TDEV suppresses initial phase and frequency offset and quantifies the strength of the frequency drift and noise components.
Implication of behavior of $\text{TDEV}(\tau)$ versus $\tau$

“Phase coherence” for up to $A$ sec.
$\Rightarrow$ Keep PLL time constants less than $A$ sec.

“Frequency coherence” for up to $B$ sec.
$\Rightarrow$ Keep FLL time constants less than $B$ sec.
The Synchronization Network

- Synchronization distribution is best visualized as an overlay network
  - Traffic carrying transmission medium can carry a timing reference (DS1, SONET/SDH, SyncE)

- Each “node” (Central Office) has a main clock system (BITS or TSG) that provides timing to all the NEs in the office
  - The transmit out of all NEs is timed (effectively) by this signal
  - Must meet a tight mask (“sync” mask) for output signal

- Recovered clock from (usually two) incoming trunks is provided as a reference to the BITS
  - The BITS has a stratum level (ST2E, ST2, ST3E)
    - Defines the holdover performance
    - Narrow-bandwidth filtering (bandwidth ~ mHz) removes significant amount of wander

- SDH/SONET (and SyncE) equipment may have their own clock subsystem (aka SEC/EEC) and not use a BITS/SSU reference

- SSM (Synchronization Status Messaging) used to identify the trail and avoid evil timing loops
Timing distribution: PRC/PRS, BITS, NE

- **PRS**: *Primary Reference Source* – provides stratum-1 quality output signal
  - Cesium Atomic Reference or GPS-receiver with high-quality oscillator (Rb or OCXO)
  - Aka PRC or *Primary Reference Clock* (ITU-T terminology)

- **BITS**: Building Integrated Timing Supply (also TSG – Timing Sig. Gen.)
  - Provides clock reference to the different NEs in the CO (DS1/E1 most common formats)
  - Accepts a reference input and performs clock-noise filtering (removes jitter/wander) (PLL/FLL)
  - Provides HOLDOVER in case of reference failure

- **NE**: Network Element (e.g. SONET)
  - Recovers clock from incoming signal and provides a reference for the BITS (DS1/E1 format)
  - Accepts reference input (BITS or recovered clock) and generates transmit clock (PLL)
Method for generating $Nf_0$ from $f_0$:
- Detector determines loop type:
  - phase detector generates phase difference for a phase-locked-loop (PLL)
  - frequency detector provides frequency difference for a frequency-locked-loop (FLL)
- Since loop gain is not “infinite”:
  - PLLs may have a residual phase offset
  - FLLs may have a residual frequency offset
- In analog implementations, filter time constants limited to the order of milliseconds
- Handling periods of time when reference “goes away” can be problematic
- Generally used to generate special output frequencies with “low phase noise”
Method for generating $Nf_0$ from $f_0$:

- Detector determines loop type (PLL/FLL)
- In digital implementations, filter time constants can be seconds/hours/days
- Periods of time when reference “goes away” can be handled appropriately:
  - detect “absence” or invalidity of reference
  - hold frequency control number constant at last known good value (*holdover*)
  - does not “hiccup” when reference comes back (smooth transition out of *holdover*)
  - behaviour during *holdover* directly related to quality of oscillator
- Generally used to generate a “local reference” to feed other PLLs/FLLs

Alternatively:

D/A + VCXO

**Phase-Locked and Frequency-Locked Loops - Digital**
Analytical Model of Locked Loop

- High-freq. jitter in output depends on the oscillator.
- Low-freq. jitter (wander) depends on the reference.
- Narrow-band (LPF) implies a long time-constant.
- How large time-constant can be is governed by $\text{TDEV}(\tau)$ of oscillator and reference (flicker floor)
## Frequency generation: comparison between XO, Rb & Cs

<table>
<thead>
<tr>
<th></th>
<th>OCXO</th>
<th>Rb</th>
<th>Cs</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Fractional Frequency</strong></td>
<td><strong>5 \cdot 10^{-12}/day</strong> to <strong>2 \cdot 10^{-9}/day</strong></td>
<td><strong>4 \cdot 10^{-11}/month</strong> to <strong>3 \cdot 10^{-10}/month</strong></td>
<td>0</td>
</tr>
<tr>
<td><strong>Drift</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Fractional Frequency</strong></td>
<td>-</td>
<td>-</td>
<td><strong>1 \cdot 10^{-12}</strong> to <strong>5 \cdot 10^{-13}</strong></td>
</tr>
<tr>
<td><strong>Accuracy</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Temperature Sensitivity</strong></td>
<td><strong>7 \cdot 10^{-13}/°C</strong> to <strong>5 \cdot 10^{-10}/°C</strong></td>
<td><strong>1 \cdot 10^{-12}/°C</strong> to <strong>1 \cdot 10^{-11}/°C</strong></td>
<td><strong>1 \cdot 10^{-13}/°C</strong> to <strong>1 \cdot 10^{-14}/°C</strong></td>
</tr>
</tbody>
</table>
Telecom Stratum Levels

- Represents the intrinsic accuracy of a clock
  - Stratum-1: $1 \times 10^{-11}$ (one part in $10^{11}$)
  - Stratum-2: $1.6 \times 10^{-8}$ (16 parts per billion, ppb)
  - Stratum-3: $4.6 \times 10^{-6}$ (4.6 parts per million, ppm)
  - Stratum-4: $32 \times 10^{-6}$ (32 parts per million, ppm)

- Implication:
  output frequency is **always** accurate to xxx even if the reference fails and the clock goes into an autonomous mode of operation

- Normal operation:
  output frequency as accurate as the reference frequency (locked condition) – maintain a hierarchy in any chain of clocks (why?)

- Time-constant achievable:
  - ST2: of the order of $10^5$ sec (bandwidth $\sim\mu$Hz)
  - ST3E: of the order of $10^3$ sec (bandwidth $\sim$mHz)
  - ST3: of the order of 10 sec (bandwidth $\sim$Hz)
  - ST4: of the order of 1 sec (bandwidth $\sim$10Hz)
Thank You!

Questions?

Kishan Shenoi
CTO, Qulsar, LLC
kshenoi@qulsar.com

Back-up Slides follow

Special thanks to Dominik Schneuwly of OSA and Chip Webb of Ixia/Anue for permission to include slides from prior WSTS/ITSF and other presentations
Units for time and frequency

Unit for time: “second” (and different scales such as milli-, micro-, etc.)

Time-standard: *1 second is the duration of 9,192,631,770 periods of the radiation corresponding to the transition between the two hyperfine levels of the CS-133 atom.*

Unit for frequency: “Hz” (Hertz); measure of periodicity as in “periods/sec”

Units for time interval (error):

- x seconds (“absolute”)
- y Unit Intervals: \( y = x/T_s \) (notion of “fractional” frequency)
- \( \theta \) Radians: \( \theta = 2\pi y \) (relationship of “time” and “phase”)

Notion of (instantaneous) frequency: derivative (or first difference) of phase with respect to time

\[ y(t, \tau) = \frac{x(t + \tau) - x(t)}{\tau} = \text{“average” (fractional) frequency difference over the time interval } \tau \]
Spectral Representation of Time Error

Based on the Discrete-Time Fourier Transform (\textbf{DTFT}):\[ X(f) = \sum_{n} x(n)e^{-j2\pi fT_s} = \sum_{n} x(n)e^{-j2\pi \left(\frac{f}{f_s}\right)} \]

\( f < 10 \text{ Hz} \): “wander” ; \( f > 10 \text{ Hz} \): “jitter” (sampling rate = clock rate \( \sim \) kHz+)

Spectrum \textit{usually} limited to low Fourier frequencies and hence under-sampling permitted.

Under-sampling, or retaining every N-th sample, is equivalent to “dividing” the clock signal.

Low-frequency behavior of TE is not lost.

Any high-frequency jitter \textit{aliases} (jitter can become wander!).

\[ \nu_0 = \frac{1}{\tau_0} \]
Interpretation of TDEV and TVAR

First difference representative of average frequency over $\tau$. Phase offset removed.

Second difference removes frequency offset

Smoothing (low pass) filter: rectangular window of length $\tau$

\[
\{x(k)\} \rightarrow \sum \rightarrow z^{-n} \rightarrow y(k;\tau) \rightarrow \sum \rightarrow z^{-n} \rightarrow H(z) \rightarrow \text{LPF} \rightarrow \text{PWR EST.} \rightarrow \text{TVAR} \rightarrow \sigma_x^2(\tau)
\]
Jitter and Wander

- **Jitter**
  - Generally associated with “short-term” effects
  - Commonly associated with phase fluctuations
  - Inherent in all clock-recovery mechanisms
  - Usually can be filtered out using PLLs and thus considered “benign”
  - Excessive jitter can cause clock-recovery malfunctions

- **Wander**
  - Considered more in terms of “long-term” effects
  - Manifests itself as (short-term) frequency offset
  - Cannot be “filtered” by common PLLs
  - Determining factor in the size of buffers and “pointer adjustments”

Jitter and wander are both ways of looking at any angle modulation present (either PM or FM).
### TDEV for different noise types

<table>
<thead>
<tr>
<th>Noise Process</th>
<th>Dependence of TDEV((\tau)) on (\tau)</th>
</tr>
</thead>
<tbody>
<tr>
<td>White PM</td>
<td>(\tau^{-(1/2)})</td>
</tr>
<tr>
<td>Flicker PM</td>
<td>(\tau^{0})</td>
</tr>
<tr>
<td>Random Walk PM = White FM</td>
<td>(\tau^{+(1/2)})</td>
</tr>
<tr>
<td>Flicker FM</td>
<td>(\tau^{+1})</td>
</tr>
<tr>
<td>Random Walk FM</td>
<td>(\tau^{+(3/2)})</td>
</tr>
</tbody>
</table>

When linear frequency drift dominates, TDEV(\(\tau\)) behaves as \(\tau^{2}\)
Binary data transmission schemes use modems

- Source/Destination: modulator and demodulator
- Transmitter (modulator) uses a particular symbol clock
  - receiver (demodulator) must extract this clock ($\Delta f \sim 0$) for proper data recovery
- The “Analog link” must, effectively, mimic an analog wire pair
  - Frequency translation (e.g. DSB-AM) is benign, Doppler (pitch modification effect, PME) is not benign ($\Delta f \sim$ Doppler)
Timing alignment implicit in Circuit Emulation

- Network impairments: delay, packet-delay-variation (PDV), discarded packets
- Jitter buffer size: large enough to accommodate greatest (expected) packet-delay-variation. Packet loss concealment is not an option.
- Causes of packet “loss”:
  - Network drops packets (bit errors, congestion)
  - Jitter buffer empty/full (excessive packet-delay-variation)
- Key to **Circuit Emulation**: 
  - Ensure packet loss is (essentially) zero.
  - Make RX and TX service clocks “equal”.
  - Note: If RX ≠ TX then jitter buffer is going to overflow/underflow
Timing Alignment in Wireless

- Mobile in motion (X m/s) introduces a Doppler shift (X/c)
- When hand-over occurs, the mobile must reacquire carrier frequency
- Loop bandwidth wide enough to handle ($\Delta f + X/c + LO$) ($LO = local oscillator offset$)
- Loop bandwidth should be small from a noise rejection viewpoint
- Large $\Delta f$ compromises the reliability of hand-over
Frequency offset (wander) between audio and video sampling results in loss of lip-sync.

Frequency offset (wander) between send-side and receive-side system clock results in freeze (video), breaks (audio), and possible loss of lip-sync.
Synchronization is essential for synchronous multiplexing
   To avoid information loss

Synchronous multiplexing assemblies are used as carriers of timing information (DS1/E1, SONET/SDH)
   The recovered clock is used as a reference for the BITS
   The transmit signals must meet the “sync” mask for timing information

Asynchronous multiplexing can preserve timing (up to a point) if done correctly

Bearer signals (DS1/E1) in asynchronously multiplexed assemblies (e.g. DS1 in DS3) can be used as carriers of timing
   Asynchronous multiplexing is done correctly

DS1/E1 bearer signals in SONET/SDH are not suitable as carriers of (good) timing
   SONET/SDH encapsulation of DS1/E1 was done in a way that protects data but not (good) timing information
Next generation networks are based on packet switching as opposed to circuit-switched (i.e. based on TDM).

Significant impact of variable delay (packet delay variation).

Timing requirements remain. Going “IP” does not mean that real-time services no longer need synchronization!

Transition Phase:
- Hybrid Networks (IP/TDM islands)
- Circuit Emulation

Timing over Packet Networks (packet-based methods)
- PTP, NTP, adaptive clock recovery

The testing challenge
- Metrics for packet-based timing methods (quantifying PDV)
Impact of Packet Delay Variation – VoIP example

- Jitter buffer size: trade-off between latency and packet loss
  - Minimize latency (delay) for voice calls
  - Minimize packet loss for data (voice-band modem) calls
- “Adaptive” jitter buffer techniques adjust buffer size to match time-delay-variation
  - Introduce delay for “faster” packets
  - Frequency offset (wander) is a problem

[Diagram showing probability density function and delay absorption]
Principles of Packet-based timing methods

- One exchange of packets (M-to-S and S-to-M) provides 4 time-stamps
  - Master knows $t_1$ and $t_4$; Slave knows $\tau_2$ and $\tau_3$
- $t_x$ is correct time (master); $\tau_x$ is the slave’s idea of time (error of $\varepsilon$)
- Assumption: transit time from master-to-slave ($\Delta_{MS}$) is equal to the transit time from slave-to-master ($\Delta_{SM}$)
- “Errors” arise because the transit time is not the same from packet to packet (packet delay variation) and the path is not reciprocal ($\Delta_{SM} \neq \Delta_{MS}$)
PTP and NTP

- Similar in principle, differences in details
  - Both use 4 time-stamps (basic two-way-time-transfer principle is common to both)

- Standards:
  - NTP: developed by IETF (RFC 5905) (now V4)
  - PTP: developed by IEEE: IEEE-1588-V2 geared to telecom req.

- Origins:
  - NTP developed to provide time-of-day to PCs, workstations, etc., over the big bad Internet
  - PTP developed to provide alignment of robots on a manufacturing floor

- Source and Sink:
  - PTP: each “slave” has one “master” (one master per community)
  - NTP: each “client” can query multiple “servers” and do some fancy averaging (the “community” is not well defined)
PDV Metrics

- Metrics that quantify PDV and share light on the ability of slave clocks to properly recover timing (phase and/or frequency)

- General background principles:
  - Not every packet has “good” timing information. Excess PDV is best ignored (“packet selection”).
  - For a given path, the floor delay is not load dependent though large PDV may make it “unobservable”.
  - Metrics often characterize the “floor behavior”, quantifying:
    - Amplitude distribution (pdf) of the PDV to indicate the number of packets that are near the floor
    - the temporal/spectral characteristics of the PDV associated with these packets (xTDEV)
Testing Packet-based Timing

- Packet networks are inherently hostile to timing transfer
  - Packet loss
  - Packet delay variation
  - Asymmetry

- Testing Issues:
  - No two routers are “equivalent”
  - Load behavior is statistical
  - Repeatability of tests

- Repeatable Approach:
  - Simulate/emulate a network with well-defined anomalies

- Given a particular signal processing scheme (compression, PLC, etc.),
  the network can only degrade QoE (never improve it). The key network
  properties are:
  - Packet loss profile (error rate, distribution, etc.) (and excess PDV)
  - Packet delay variation (timing)
Why Network Emulation?

- Alternative set-up for assessing performance of CES IWF or timing_over_packet
- Requires PDV Generation Test Set
- PDV Generation Test Set adds *pre-computed* delay to each packet
- Eliminates uncertainty of switch pedigree
- Permits “repeatable” testing and independent verification
- Suitable for standardization purposes
Synchronous Multiplexing (DS1)

193 bits in 125 μsec (1 Framing Bit + 24 octets)

Line rate = 1.544 Mbps

Switching machines such as DACS have multiple DS1s (input). Office clock (BITS) used to generate outputs.
Notion of a “slip” (clock domain boundary)

Write clock = \( f_1 \)  

BUFFER  

Read clock = \( f_2 \)

If \( f_1 > f_2 \) then we get overflows; if \( f_1 < f_2 \) then we get underflows

Slip rate determined by size of buffer and frequency difference

“Typical” buffer size = 125 \( \mu \)sec (1 frame in DS1/E1 – one octet in each DS0 is affected)

<table>
<thead>
<tr>
<th>( \Delta f )</th>
<th>Slip rate</th>
<th>Stratum level</th>
</tr>
</thead>
<tbody>
<tr>
<td>32x10^{-6} (32 ppm)</td>
<td>1 in 4 sec.</td>
<td>4</td>
</tr>
<tr>
<td>4.6x10^{-6} (4.6 ppm)</td>
<td>1 in 27 sec.</td>
<td>3 (3E)</td>
</tr>
<tr>
<td>1.6x10^{-8} (16 ppb)</td>
<td>1 in 8000 sec.</td>
<td>2</td>
</tr>
<tr>
<td>1x10^{-11} (“0”)</td>
<td>1 in 12.5x10^6 sec.</td>
<td>1</td>
</tr>
</tbody>
</table>

Controlled slips are bad – uncontrolled slips are catastrophic
Slips can accumulate

- Each cross-connection/switching node introduces a demultiplex-multiplex operation with slip-buffer
- Each Central Office is a (potential) clock boundary
- Slips occur if \( f_i \neq f_{(i+1)} \)
  - end-points could be OK, but slips could occur in the middle!
- ITU-T Rec. G.822: less than 5 slips in a 24hr period
  - in an end-to-end 64 kbit/s hypothetical reference connection
  - If only one slip buffer then \( \Delta f < \sim 5 \text{ppb} \)
  - Basis for requiring G.811 (PRC) traceability [\( \Delta f < \sim 2 \times 10^{-11} \)]
- Impact of slips more severe for voice-band data (modems) than human-human speech
Multiplexing with Rate Adaption (bit-stuffing)

Intent: Multiplex $N$ tributaries, each with nominal bit-rate $f_L$ into a single stream with nominal bit-rate $f_H = Nf_L + \Delta$.

Function of $\Delta$ (over-speed): provide over-head bits for the following -
- Framing bits: to identify which bit positions correspond to which tributary
- Other overhead for management purposes
- Stuffing positions and stuffing indicators for each tributary

Bit positions in high-speed stream for tributary #k (nominal rate = $f_{LH} > f_L$)

\[
\begin{array}{cccccccc}
D & D & D & SI & S & D & D & D & SI & S & D & D & D & D & D \\
\end{array}
\]

SI = “stuff indicator”
S = “stuff position”

Key idea:
“S” is either an information bit or a “don’t care”
“SI” indicates which choice was made

Effect of “stealing” 2 out of 6 bit-positions: $(5/6)f_{LH} \geq f_L \geq (4/6)f_{LH}$
SONET/SDH: Sync and Async multiplexing

- STS-N created by interleaving N STS-1s; STM-N created by interleaving N STM-1s
  - STS-1s (STM-1s) must be synchronized (zero frequency offset between constituent channels and assembly)
  - Constituents channels of STS-1 are synchronous to STS1 ("containers")
- Bearer channels encapsulated into "containers".
  - e.g. VT1.5 is a container for a DS1 (1.544 Mbit/s signal)
  - The synchronizer function for DS1 → VT1.5 employs "positive-zero-negative stuffing"
- Synchronizer function differences
  - PDH uses "positive stuffing". Clock noise introduced is high-frequency (jitter) and can be filtered out
  - SONET/SDH use "positive-zero-negative" stuffing that can introduce low-frequency (wander) components
  - DS1-bearer in PDH can be used as a synchronization reference; DS1-bearer in SONET is not used as a synchronization reference
- SONET/SDH synchronization reference carried in line clock
Standards Bodies, Workshops, Forums

- ATIS – Alliance for Telecommunications Industry Solutions
- ETSI – European Telecommunications Standards Institute
- IEEE – Institute of Electrical and Electronics Engineers
- Telcordia – Formerly BellCore
- IETF – Internet Engineering Task Force
  - TICTOC – Timing over IP Connection and Transfer of Clock
- Relevant Workshops/Forums:
  - NIST - National Institute of Standards and Technology (annual Workshop on Synch. In Telecom. Systems, WSTS is co-sponsored by Telcordia, ATIS, and IEEE)
  - ITSF - International Telecom Synchronization Forum
Synchronization in TDM Networks – Key Points

- Delivery of information can be compromised by absence of synchronization
  - Especially true for “analog” and CBR signals

- Synchronous multiplexing requires that bearer channels and assembly be synchronized
  - Rate adaptation in DS1/E1 achieved by slip buffers; $\Delta f \neq 0$ leads to data corruption
  - SONET/SDH also use synchronous multiplexing to get the higher bit-rates

- Asynchronous multiplexing requires that the bearer channel be rate-adapted (bit stuffing) to channel rate
  - Positive stuffing introduces high-frequency noise (jitter) (PDH)
  - Positive-zero-negative stuffing introduces wander (SDH)
  - Bearer channel clock noise is sum of stuffing noise (filtered) and assembly clock noise

- SONET/SDH bearer signals not suitable as synchronization reference
  - Derived DS1/E1 based on optical line-clock used as a synchronization reference
Timing Considerations — Packet

- Real-time services require timing (frequency) at conversion points (e.g. A/D and D/A converters; C-to-P conversion points) (regardless of transport mechanisms)
  - Future requirements may include both frequency and time (“time of day”)
- Packet Networks may not require timing (frequency) to maintain transport data integrity…..
  - Data transfer is bursty, with “gaps” and time-delay variation
    - Frequency offset “absorbed” by jitter buffers; errors caused by overflow/underflow
    - Buffers can be made large (with a latency penalty)
  - Delivery of sync reference to the end-points, for supporting real-time services, is still required and just may be “natural” as in TDM
    - How does an IAD fed by Ethernet get its synch. reference? (SyncE!)
  - Common misconception that since transport does not require it, timing is “not necessary” (overlooking requirement of service)
Timing Considerations — TDM

- Supporting real-time services require timing (frequency) at the conversion points (e.g. A/D and D/A converters) (regardless of transport mechanisms)
  - Future requirements may include both frequency and time ("Time-of-Day")

- Circuit Switched Network ("TDM") requires timing (frequency) in order to maintain transport data integrity
  - Transmitted signal is "continuous"
    - Frequency offsets "absorbed" by slip buffers (not error free)
  - Recovered clock from physical layer can be a timing reference
  - Delivery of timing reference to the end-points is straightforward
    - e.g. DS1 IADs can use loop-timing, deriving timing from the network by using the DS1 recovered clock as a reference**
  - *Synchronizing the transport network indirectly provides the timing required to support real-time services*

**: Very Important
Circuit Emulation

Principles of Circuit Emulation. What is it?
- Circuit Emulation refers to packet-based techniques that “mimic” circuit-switched implementations. This implies:
  - Bit integrity. No loss of “information”.
  - Bit-time integrity. Meeting specifications of frequency transfer, jitter, and wander.
  - Meeting “legacy” specifications at the interface points.
  - Keeping transmission delay (latency) as low as possible.
    - This is often overlooked!

Summary of clock recovery approaches given in ITU-T Rec. G.8261
- Network Synchronous (“retimer”)
- Differential Methods
- Adaptive Methods
- Loop Timing (The “null” case)

Network synchronous and differential methods require a “network clock” reference. Best obtained by PTP/NTP (or physical layer)
Recap – Timing in NGN

- Going “IP” does not mean that real-time services no longer need synchronization!
  - Timing requirements based on Transport and Service

- Transition Phase – Hybrid Networks
  - Increased delay brings its own issues (e.g. echo)
  - Circuit Emulation

- Timing over Packet Networks
  - Two-way time transfer
  - PTP and NTP

- Packet Delay Variation and Metrics

- Testing Issues
PTP and NTP – some distinctions

- Different notion of “Time 0”
- Different formats for time-stamps
  - PTP limit: $2^{-32}$ s (tenths of nanoseconds)
  - NTP limit: picoseconds
- Initiator:
  - NTP: client initiates interaction. Request to Server who replies.
    - S-M Query; M-S Response
  - PTP: Master speaks (twice!), Slave listens and occasionally asks a question and Master responds.
    - M-S Sync and Follow-up; S-M delay-request and M-S delay-response
- PTP has the notion of *on-path support* – *aka transparent clocks and boundary clocks*
- PTP community of clocks may have to decide who is Master (*aka Best Master Algorithm*)
- Different (artificial) limits on packet rate
Timing over packet – frequency (one-way)

Servo control generation (based on $t_1$ and $\tau_2$):
1. Time-stamp for time-of-arrival based on local clock
2. Time-stamp for time-of-departure based on master (source) clock and is present in the packet or follow-up or implied
3. Difference in time-stamps should (ideally) be a constant (this concept used for servo control)
   1. Local clock error (frequency offset) contributes to difference (we are trying to correct this)
   2. Variation in transit delay (packet delay variation) contributes to difference (this is extraneous noise and deleterious)
4. Alternatively use other direction (based on $t_4$ and $\tau_3$)

Diagram:
- Timing packet
- Phase detector
- DIFF.
- Loop Filter
- Control number
- NCO
- Output Clock (frequency)
- Clock (for time-stamp)
- OSC
- HIGH QUALITY OSCILLATOR
- Alternatively: D/A + VCXO
Clock Recovery utilizes a phase/frequency locked loop to smooth out (low-pass filter) the time-delay-variation in used packet rate ($f_A$)
  - Commonly referred to as Adaptive Clock Recovery
  - Second PLL used to generate the actual service clock rate (e.g. 1544kHz)
- Recovered clock noise variance (wander) directly proportional to TDV variance (as seen by the phase locked loop!)
- Most benign case: time delay variation has a flat spectrum (“white phase noise”)
- The loop appears as:
  - low-pass filter to the “reference clock noise” (time-delay variation associated with the used packets) [impacts wander]
  - high-pass filter to clock noise associated with the local oscillator [impacts jitter]
General requirements for packet-based metrics

- The basic parameter is the packet delay variation (PDV)
  - Equivalent to “time error”
  - ITU-T Rec. Y.1540 provides definitions for packet delay variation
- Some processing of the PDV data is needed to get a proper interpretation of the packet network behaviour (metrics)
- Different metrics may be defined and these may have some relationship with hypothetical clock-recovery algorithms (e.g. packet selection)
- Traditional IP network metric (i.e. peak-to-peak jitter) is generally inadequate
- Metrics considered and still under consideration:
  - MTIE, TDEV (traditional clock metrics still in use)
  - minTDEV, clusterTDEV, percentileTDEV, bandTDEV (other members of the TDEV family) (different packet selection methods)
  - MATIE, MAFE (variations of MTIE) (including averaging in MTIE)
  - Probability density function (pdf) and its Fourier transform
  - And many more to come
Why Network Emulation?

**Fig. VI.4/G.8261 – Performance Test Topology (G.8261)**

- Typical set-up for assessing performance of CES IWF (from G.8261)
- Requires several units (switches, traffic generators, etc.)
- May be affected by choice of switch (model/manufacturer)
- May be affected by manner in which traffic generated for loading
- May be affected by ...
Next generation test sets will emulate networks in terms of PDV (and packet loss profiles if necessary)

Pre-determined PDV profiles will allow repeatable and “deterministic” test results

Eliminates dependencies on manufacturer specific aspects of packet-switching network elements an method of introducing interfering traffic

Suitably chosen PDV profiles will permit standardization of performance requirements

PDV profiles can be created via simulation models, synthetic sequences as well as actual measurements
Frequency generation: atomic cesium clock (Cs) ... Stimulated Emission

Before emission

Excited level $E_2$

$\Delta E$

Ground level $E_1$

Incident photon $h\nu$

Atom in excited state

During emission

Excited level $E_2$

Incident photon $h\nu$

Atom in excited state

After emission

Ground level $E_1$

Incident photon $h\nu$

Atom in ground state

$E_2 - E_1 = \Delta E = h\nu$
Frequency generation: **atomic cesium clock (Cs)**

Magnetic Cesium Beam Tube
Frequency source: atomic rubidium oscillator (Rb)

- Lamp
- Filter
- Microwave cavity
- Rb absorption cell
- Photodetector
- Loop control

Frequency Output

6.834 GHz
780 nm
Frequency source: **atomic rubidium oscillator (Rb)**

Energy Levels:
- E3
- E2
- E1

Optical Pumping:
- 780 nm
- 6.834 GHz
Frequency generation: **quartz crystal oscillator (XO)** Quartz crystal

Quartz = SiO$_2$

Pink = silicon atoms
Blue = oxygen atoms

Quartz lattice
Frequency generation: **quartz crystal oscillator (XO)**… Vibration modes of quartz plates

- **Flexure Mode**
- **Extensional Mode**
- **Face Shear Mode**
- **Thickness Shear Mode**
- **Fundamental Mode Thickness Shear**
- **Third Overtone Thickness Shear**
Frequency generation: quartz crystal oscillator (XO)…Piezo-electric effect in quartz

Piezo-electric effect:
- Mechanical strain → voltage
- Voltage ↔ mechanical deformation

[Diagram showing the piezoelectric effect with arrows indicating the movement of charge particles]

= Silicon atom
= Oxigen atom
Frequency generation: quartz crystal oscillator (XO)...Temperature Compensated XO (TCXO)

- Quartz resonator in a feedback loop
- Resonance frequency is modified by a varactor diode so as to compensate temperature sensitivity
- Temp. sens. of fractional freq.: 5E-8 to 5E-7 over [-55°C to 85°C]
Frequency generation: **quartz crystal oscillator (XO)**...Oven-controlled XO (OCXO)

- A control loop maintains the oven containing the XO at (nearly) constant temperature.
- One or two ovens
- Single oven OCXO: 5E-9 to 5E-8 over [-30°C to 60°C]
- Double oven OCXO: 1E-10 to 5E-9 over [-30°C to 60°C]
- Double oven OCXO with BVA: 1E-10 over [-30°C to 60°C], 5E-11 over [-15°C to 60°C]

Note 1: BVA = high tech resonator with improved ageing
Frequency generation: **comparison** between XO, Rb, Cs & H

![Graph showing the comparison of frequency generation between XO, Rb, Cs & H. The graph plots Log (σ_y(τ)) against Log (τ), seconds. The abscissa represents the observation interval, and the ordinate represents ADEV, a frequency stability metric.](image)

Abscissa: observation interval  
Ordinate: ADEV, a frequency stability metric
A time scale is defined by: 1) a time unit  
2) a time origin

A date is a number of units on the time scale

A (time-)clock consists of:
  1) a periodic phenomenon which can be observed
  2) a counter which counts the number of periods
  3) a means for setting the counter to a preset value
  4) a display of the registered count

\[ \text{Oscillator} \rightarrow \text{Counter} \rightarrow \text{Display} \]

\[ u(t) \rightarrow n(t) \rightarrow T(t) \]

\[ N_0 \rightarrow \text{start} \]
Time scale generation: **atomic time scales**

**Origin of Atomic Time Scales:**

1 January 1958, on 0 h 0 min 0 s UT2

**International Atomic Time (TAI):**

Time scale based on the definitions of the second and of the origin of Atomic Time Scales (as mentioned above), and implemented by a network of atomic clocks located all over the earth and operated by the Bureau International de l’Heure (BIH) in Paris.
Continuous and discontinuous time scales
PLL: Working principle

\[ u_{IN}(t) = A \cdot \sin \left\{ 2\pi \nu_{NOM} \left[ t + x_{IN}(t) \right] \right\} = A \cdot \sin \left\{ 2\pi \nu_{IN}(t) + \varphi_{0,IN} \right\} \]

\[ u_{OUT}(t) = A \cdot \sin \left\{ 2\pi \nu_{NOM} \left[ t + x_{OUT}(t) \right] \right\} = A \cdot \sin \left\{ 2\pi \nu_{OUT}(t) + \varphi_{0,OUT} \right\} \]
PLL: Time error $x(t)$

nominal signal $= \sin \left\{ 2\pi \nu_{NOM} t \right\}$

actual signal $= \sin \left\{ 2\pi \nu_{NOM} \left[ t + x(t) \right] \right\}$

$x(t_1)$

t_1 \quad t_1 + x(t_1)$
PLL: Low-pass filter for time error $x(t)$

$x_{IN}(t)$ [s]

$x_{OUT}(t)$ [s]

$t$ [s]

$x_{IN}(t)$ and $x_{OUT}(t)$ are shown over time $t$. The output shows a smoother trend compared to the input, indicating the filtering effect of the low-pass filter.
Time Locked Loop

- **Time Comparator**
- **Loop Filter**
- **Controlled Oscillator**
- **Real-time Clock (Counter)**
- **Initialization**

Input: \( \text{TIME}_\text{IN}(t) \)

Output: \( \text{PERIODIC}_\text{OUT}(t) \)

\( \text{TIME}_\text{OUT}(t) \)